

FIGURE 1




Figure 5 : Generic structure of a C++ Composite Model






FIGURE 2A








FIGURE 2D

Sheet 6 of 15 C+ C+ C+ HDL HDL HDL **HDL Modeling** General case C++ Modeling Fig. 3a Fig. 3b Fig. 3c **C++** HDL $\forall Port_0$ $\forall Port_n$

Appln. No. 10/627,977 Replacement Sheet

Figure 4: Generic Structure of an Elementary Model

INTERFACE

TCRC %InstNameModuleMap TCRC %SysConnectMap TCRC %SysSpecMap TCRC %SysWrapMap TCRC %SysPinConst TCRC %Activity_TypeMap TCRC %PortProbeMap TRCOH %HwfConnectivityMap TRCOH %HwifAlternateMap TFMT%moduleToCppClassMap TFMT %classCppProtoMap

Figure 6

Appln. No. 10/627,977
Replacement Sheet
Sheet Fof 15




Figure 7a




Figure 7b




Figure 7c




Figure 7e




Figure 7e




Figure 7f




Figure 8a





Figure 8b






Figure 8c




Figure 8d




Figure 8e




Figure 8f

sys_RESET